

2 μ sec, 12 Bit Progressive Approximation Analog to Digital Converter

4134

The 4134 is a 12 bit A/D converter that uses the new progressive approximation A/D conversion technique. The 4134's internal clock employs a sense and accelerate circuit that increases its frequency after bit 4 has been determined. This technique is based on the fact that it takes a successive approximation A/D converter longer to make decisions on higher order bits than it does on lower order bits, and it enables the 4134 to make a complete 12 bit conversion in 2 μ sec maximum. The 4134 has 4 input ranges, an internal reference, and an output buffer to eliminate loading problems.

Applications Information

Conversion is achieved by applying a positive going pulse to the start convert input. The repetitive conversion mode is achieved by using a TTL inverter, as shown in Figure 1. For applications requiring greater accuracy, use the following offset and gain trimming procedures. For unipolar offset, apply $-1/2\text{LSB}$ of voltage, and adjust the offset potentiometer so the digital output just changes from all 0's to 000...001. For bipolar offset, apply $+FS - 1/2\text{LSB}$ of voltage, and adjust the offset potentiometer so the digital output just changes from all 0's to 000...001. For gain, apply $-FS + 3/2\text{LSB}$ of voltage, and adjust the gain potentiometer so the digital output just changes from all 1's to 111...110. For optimum performance, all power supplies should be bypassed with 1 μ F tantalum and 0.01 μ F ceramic capacitors.



FEATURES

- 2 μ sec Maximum Conversion Time
- Progressive Approximation A/D Conversion Technique
- No Missing Codes Over Temperature
- $\pm 1/2\text{LSB}$ Integral and Differential Nonlinearities
- Serial and Parallel Outputs

APPLICATIONS

- High Speed DAS's
- Fast Fourier Transforms
- Scanning Medical Instrumentation
- Transient Recorders
- Radar Signal Processing




Figure 1. Functional Block Diagram

SPECIFICATIONS (T_A = +25°C, ±15 V and +5 V supplies unless otherwise indicated).

	TYPICAL	GUARANTEED
RESOLUTION		12-Bit
INPUTS		
Analog	---	±5 V/1 kΩ ±0.5%
	---	-10 V/1 kΩ ±0.5%
	---	±10 V/2 kΩ ±0.5%
	---	-20 V/2 kΩ ±0.5%
Offset Current	±0.4 V/R _{in}	---
Reference Voltage	-10 V	---
Resistance	---	8 kΩ ±0.5%
Power	---	+15 V ±0.5 V @ 65 mA max.
	---	-15 V ±0.5 V @ 45 mA max.
	---	+5 V ±0.25 V @ 325 mA max.
Recommended Supply	Philbrick 2243	---
Digital		
Start Convert Logic	TTL Positive Pulse	---
Conversion Initiation	---	"0" to "1"
Pulse Width min./max.	---	75 to 200 ns
Loading	---	1 TTL Load

TRANSFER CHARACTERISTICS		
Accuracy		
Nonlinearity	±½ LSB	±1 LSB
Differential Nonlinearity	±½ LSB	---
No Missing Codes	---	0°C to +50°C
Monotonicity	---	0°C to +70°C
Zero Offset Error (Adj. to zero)	---	---
Unipolar	---	±20 mV
Bipolar	---	±20 mV
Gain Error (Adj. to zero)	---	±0.1%
Stability		
Nonlinearity vs Temp.	---	±5 ppm/°C
Differential Nonlinearity	±3 ppm/°C	±5 ppm/°C
Zero Offset Error vs Temp.	---	---
Unipolar	---	±5 ppm/°C
Bipolar	---	±10 ppm/°C
Gain Error vs Temp.	---	±20 ppm/°C
Conversion Time vs Temp.	---	±2.8 ns/°C
V _{ref} Out vs Temp.	±3 ppm/°C	±10 ppm/°C
PSRR	±2.4 mV/V	---
Long Term Stability	0.007%/Month	---
Dynamic Characteristics		
Conversion Time	1.8 μs	2.0 μs
Conversion Rate	---	0.5 MHz

OUTPUTS		
Reference		
Voltage	---	-10 V ±0.1%
Current	-5 mA	---
Digital		
Logic Codes	---	BIN
Parallel, Unipolar	---	OBIN, 2SC
Parallel, Bipolar	---	---
Output Drive	---	10 TTL Loads
Serial, Unipolar	---	BIN
Serial, Bipolar	---	OBIN
Format	---	NRZ
Output Drive	---	8 TTL Loads
Switching Levels,		
all digital outputs	---	---
"0" State	---	≤0.5 V
"1" State	---	≥2.4 V
Data Valid Delay	3 ns	10 ns
Data Valid Margin	40 ns	20 ns
Status		
"1" State	---	During Conversion
Output Drive	---	4 TTL Loads
Clock Out		
Logic	---	TTL Positive Pulse
Pulse Width	35 ns	---
Rate	3.5 MHz to 7.6 MHz	---
Output Drive	---	8 TTL Loads

ENVIRONMENTAL SPECIFICATIONS		
Operating Temp. Range	---	0°C to +70°C
Storage Temp. Range	---	-25°C to +85°C

ABSOLUTE MAXIMUM RATINGS		
Supply Voltages to Ground		
±15 V	---	±18 V
+5 V	---	+6 V
Digital Input Voltage	---	+5 V
Analog Input Voltage		
R _{in} = 500Ω	---	±11 V
R _{in} = 1000Ω	---	±16 V
R _{in} = 2000Ω	---	±22 V

RECOMMENDED SOCKET Model 6132

- ⊙ A standard TTL unit load is -1.6 mA at +0.4 V (LO) and +40 μA max. at +2.4 V (HI).
- ⊙ Delay from fall of status signal before LSB becomes valid.
- ⊙ Minimum time data from previous conversion is valid after rise of next start convert pulse.




Figure 2. Model 4134 Timing Diagram




Figure 3. Mechanical Dimensions

Analog Input	UNIPOLAR	BIPOLAR	
	Binary	Offset Binary	2's Complement
+ FS	000 ... 000	000 ... 000	100 ... 000
+ FS - 1 LSB	000 ... 001	000 ... 001	100 ... 001
+¾ Scale	001 ... 000	001 ... 000	101 ... 000
+½ Scale	010 ... 000	010 ... 000	110 ... 000
0 + 1 LSB	011 ... 111	011 ... 111	111 ... 111
0	000 ... 000	100 ... 000	000 ... 000
0 - 1 LSB	000 ... 001	100 ... 001	000 ... 001
-½ Scale	100 ... 000	110 ... 000	010 ... 000
-¾ Scale	110 ... 000	111 ... 000	011 ... 000
- FS + 1 LSB	111 ... 111	111 ... 111	011 ... 111

Figure 4. Digital Code Table

Teledyne Philbrick makes no representation that use of its modules in the circuits described herein, or use of other technical information contained herein will not infringe on existing or future patent rights nor do the descriptions contained herein imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith.



Allied Drive @ Rte. 128, Dedham, Massachusetts 02026
Tel: (617) 329-1600, TWX: (710) 348-6726, Tlx: 92-4439