

# Low Droop Low Feedthrough Sample-Hold Amplifier

# 4854


For moderate speed sample-hold applications, the 4854's combination of low cost, low droop, low feedthrough, high input resistance, and 10 $\mu$ sec acquisition time is unmatched. Applications requiring 0.1% (8 bit) overall accuracy need no trimming, and 0.01% (12 bit) accuracy is achieved with only an offset trim, thereby providing economy in installation time and effort. The 4854 uses the double inversion technique with the hold capacitor in the feedback path of the output amplifier (see Block Diagram). This method permits the switch to operate at ground potential, thereby minimizing switching time, aperture uncertainty, pedestal error, and leakage problems.

## Applications Information

Power supplies should be externally bypassed to ground with 1 $\mu$ F tantalum capacitors in parallel with 0.01 $\mu$ F disc capacitors. Analog and digital grounds are internally connected to each other and should both be externally connected to system analog ground. The offset voltage in either the "hold" or "sample" mode may be trimmed to 0 volts while cycling between sample and hold with 0 volts input and adjusting the 1k $\Omega$  potentiometer, shown in Figure 1, for 0 volts output. At least 10 minutes warm-up time before trimming is recommended. Droop rate can be reduced by adding an external capacitor. The formula for determining its value is:

$$C_{ext} = \left( \frac{50\mu V/msec}{\text{Required Decay Rate}} \cdot 0.001\mu F \right) - 0.001\mu F$$

The external capacitor will cause an increase in acquisition time (see graph). Use low dielectric absorption polystyrene or teflon capacitors and locate them close to the unit to reduce stray inductance. It should also be noted that AC feedthrough becomes lower as this external capacitance is increased. To minimize leakage currents, we recommend that leads of all components connected to the summing point be as short as possible and that the summing point circuitry be guarded with a grounded foil pattern. If the summing point pin is not used, it should be clipped off at the module base. Where the 4854 is used in an environment subject to strong electrostatic fields, a ground shield should be added to the circuit board on which the module is mounted.



## FEATURES

- Low Cost
- Internal Hold Capacitor
- Excellent 10 $\mu$ V/msec Droop
- 86db Feedthrough Attenuation
- 10 $\mu$ sec Acquisition Time
- 1000M $\Omega$  Input Resistance


## APPLICATIONS

- Data Acquisition Systems
- Peak Detectors
- Analog Memories
- Simultaneous Sample-Hold
- Data Distribution Systems


**SPECIFICATIONS (At +25°C, ±15 Vdc, unless otherwise indicated)**

	TYPICAL	GUARANTEED
<b>INPUTS</b>		
<b>Analog</b>		
Voltage	±12 V	±10 V
Bias Current	±70 nA	±250 nA
Resistance	10 <sup>9</sup> Ω	---
<b>Power</b>		
Voltage, ±V <sub>CC</sub>	---	±15 V ±1%
Current (Quiescent)	±13 mA	±20 mA
Recommended Philbrick Supply	2211	---
<b>Digital</b>		
Hold Level	---	< 0.8 V
Sample Level	---	> 2.0 V
Loading ①	---	1 TTL Load
<b>TRANSFER CHARACTERISTICS</b>		
<b>Accuracy</b>		
Nonlinearity	±0.005% of F.S.	---
Gain	+1.000	---
Gain Error	---	±0.01% of F.S.
Sample Voltage Offset ②	±2 mV	±10 mV
Hold Voltage Offset ② ③	±5 mV	±15 mV
Hold Jump Voltage ②	±3 mV	±5 mV
Decay Rate in Hold ②	10 μV/msec	50 μV/msec
Feedthrough in Hold ②	400 μV P-P	1 mV P-P
<b>Stability</b>		
Gain vs. Temp.	±0.3 ppm/°C	---
Sample Voltage Offset vs. Temp.	±10 μV/°C	±30 μV/°C
Hold Voltage Offset vs. Temp.	±50 μV/°C	---
PSRR	±10 μV/%ΔV <sub>CC</sub>	---
<b>Dynamic Characteristics</b>		
Bandwidth, (-3 dB)	30 kHz	---
Bandwidth, 0.01% of F.S.	2.5 kHz	---
Bandwidth, 0.05% of F.S.	5 kHz	---
Bandwidth, 0.2% of F.S.	10 kHz	---
Slew Rate	1.5 V/μsec	---
Aperture Delay Time	---	40 nsec
Aperture Time	---	10 nsec
Aperture Uncertainty Time	±2 nsec	±4 nsec
Acquisition Time ④	---	---
10 V Step to 0.01% of F.S.	12 μsec	---
10 V Step to 0.1% of F.S.	10 μsec	---
20 V Step to 0.01% of F.S.	18 μsec	---
20 V Step to 0.1% of F.S.	15 μsec	---
Sample to Hold Transient	150 mV	---
Settling Time, Sample to Hold	---	---
To 0.01% of F.S.	1.5 μsec	---
To 0.1% of F.S.	1.2 μsec	---
Phase Shift, at 1 kHz	0.01°	---
Phase Shift, at 10 kHz	0.1°	---
<b>OUTPUT</b>		
Voltage, R <sub>L</sub> = 2 KΩ	±12 V	±10 V
Current, E <sub>OUT</sub> = ±10 V	±7 mA	±5 mA
Resistance (DC to 100 Hz)	0.01Ω	---
<b>ENVIRONMENTAL SPECIFICATIONS</b>		
Operating Temperature Range	---	0 to +70°C
Storage Temperature Range	---	-55 to +125°C
Relative Humidity	95% non-condensing	---
<b>ABSOLUTE MAXIMUM RATINGS</b>		
Supply Voltages to Ground	---	±18 V
Digital Input Voltage	---	+5.5 V
Analog Input Voltage	---	±V <sub>CC</sub>
Short Circuit Protection	---	---
Output to Ground	---	Indefinite


- ① A standard TTL unit load is -1.6 mA max. at ≤ +0.8 V and +40 μA max. at ≥ +2.0 V.
- ② External Capacitance will decrease Voltage Offset and Hold Jump Voltage.
- ③ Adding external capacitance will lower Decay Rate and increase Acquisition Time.
- ④ Trimmable to zero.
- ⑤ At 10 kHz sine, 20 V P-P



**Effect of External Capacitance on Acquisition Time**




**Shielding and Guarding**



±0.01 Non-cumulative tolerance between pins  
±0.02 Tolerance from case edge to center of pins


DIMENSIONS IN PARENTHESES ARE EXPRESSED IN CENTIMETERS

**Mechanical Specifications**



BOARD THICKNESS: 0.09 (0.23) EPOXY  
OVERALL HEIGHT: 0.50 (1.27)

**Optional Socket: Model 6069**



**Model 4854 Block Diagram**

Teledyne Philbrick makes no representation that use of its modules in the circuits described herein, or use of other technical information contained herein will not infringe on existing or future patent rights nor do the descriptions contained herein imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith.

**TELEDYNE PHILBRICK**

Allied Drive @ Rte. 128, Dedham, Massachusetts 02026  
Tel: (617) 329-1600. TWX: (710) 348-6726. Tlx: 92-4439