

# Modular High Speed Sample Hold Amplifier


# 4855

The 4855 High Speed Sample-Hold Amplifier was designed for use in high speed, multiplexed data acquisition systems requiring high accuracy and wide bandwidth. High throughputs for 12 bit systems are ensured by the 4855's ability to acquire a 10V signal to an accuracy of  $\pm 1\text{mV}$  in 250nsec. Sample to hold settling time (also to  $\pm 1\text{mV}$ ) is an extremely low 100nsec maximum. When the 4855 is used with Teledyne Philbrick's 4133 12 Bit A/D Converter, system throughputs higher than 375kHz are achievable.

The 4855's high input impedance ( $10^{11}\Omega$ ) and its high feedthrough attenuation make it an excellent choice for multiplexed systems. Feedthrough in the hold mode is guaranteed less than  $1\text{mVp-p}$  for a  $20\text{Vp-p}$  1MHz input. This makes higher system throughputs possible in that system input channels can be overlapped, i.e., the input multiplexer can be switched and allowed to settle into a new channel while the A/D converter is still converting a previously held input signal from a different channel. The 4855 has a 2MHz full power bandwidth and special circuitry has been employed to minimize phase shift and amplitude errors at high frequencies.

## Offset Voltage Trim


The offset voltage in either the sample or hold mode may be trimmed to zero while cycling between sample and hold with the input grounded by adjusting the 10k $\Omega$  potentiometer (shown in Figure 1) for zero volts output. This procedure does not reduce the pedestal—the unwanted DC step in output voltage that occurs as one switches from sample to hold.



① THIS RESISTOR IS RECOMMENDED TO BUFFER THE CONTROL INPUT FROM THE EFFECTS OF LINE PARASITICS

NOTE 1 USE TANTALUM CAPACITORS AND CERMET POTENTIOMETERS  
2 CONTROL GND, ANALOG GND AND COMMON MUST BE EXTERNALLY CONNECTED

Figure 1. Functional Block Diagram



## FEATURES

- 250nsec Acquisition Time
- 100nsec Settling Time
- $\pm 200\text{psec}$  Aperture Uncertainty
- $\pm 0.005\%$  Nonlinearity
- High Input Impedance
- Low Feedthrough

## APPLICATIONS

- Data Acquisition Systems
- Fast Fourier Transforms
- Medical Scanning Equipment
- Radar Pulse Analysis

SPECIFICATIONS ( $A_T +25^\circ\text{C}$ ,  $\pm 15\text{ V}$ , unless otherwise indicated)

	TYPICAL	GUARANTEED
<b>INPUTS</b>		
Analog		
Voltage	$\pm 11\text{V}$	$\pm 10\text{V}$
Bias Current	$\pm 10\text{pA}$	$\pm 50\text{pA}$
Impedance	$10^{11}\ \Omega \parallel 2\text{pF}$	---
Power		
Voltage, $\pm V_{CC}$	---	$\pm 15\text{V} \pm 1\%$
Current (Quiescent)	$\pm 75\text{mA}$	$\pm 90\text{mA}$
Digital		
Sample Level	---	$\leq +0.8\text{V}$
Hold Level	---	$\geq +2.0\text{V}$
Loading ①	---	1 TTL Load
<b>TRANSFER CHARACTERISTICS</b>		
Accuracy		
Nonlinearity	$\pm 0.003\%$ of F.S.	$\pm 0.005\%$ of F.S.
Gain (nominal at dc)	-1.000	---
Gain Error ②	$\pm 0.01\%$	$\pm 0.02\%$
Sample Voltage Offset ③ ④	$\pm 2\text{mV}$	$\pm 5\text{mV}$
Hold Voltage Offset ③ ④ ⑤	---	$\pm 12\text{mV}$
Pedestal Voltage ③ ④ ⑤	$\pm 3\text{mV}$	$\pm 7\text{mV}$
Droop Rate in Hold ⑥	$\pm 5\mu\text{V}/\mu\text{s}$	$\pm 25\mu\text{V}/\mu\text{s}$
Feedthrough in Hold ⑦	---	1mV P-P
Stability		
Gain vs. Temp.	$\pm 15\text{ppm}/^\circ\text{C}$	---
Sample Voltage Offset vs. Temp.	$\pm 15\mu\text{V}/^\circ\text{C}$	$\pm 50\mu\text{V}/^\circ\text{C}$
Hold Voltage Offset vs. Temp.	$\pm 100\mu\text{V}/^\circ\text{C}$	---
PSRR	0.01% of F.S./ $\% \Delta V_{CC}$	---
Long Term Stability	0.01%/year	---
Dynamic Characteristics		
Bandwidth		
-3dB See Fig. 3	6MHz	---
Full Power Sine	2MHz	---
Slew Rate		
Aperture Delay Time ⑧	250V/ $\mu\text{sec}$	150V/ $\mu\text{sec}$
Aperture Time ⑧	2nsec	5nsec
Aperture Uncertainty Time ⑧	1nsec	2nsec
Acquisition Time	$\pm 0.2\text{nsec}$	---
(10V Step) to 0.01% F.S.	250nsec	300nsec
(10V Step) to 0.1% F.S.	175nsec	---
(20V Step) to 0.01% F.S.	400nsec	---
(20V Step) to 0.1% F.S.	220nsec	---
(20V Step) to 0.2% F.S.	180nsec	---
Sample to Hold Transient	100mV	---
Settling Time, Sample to Hold to 0.01% F.S.	80nsec	100nsec
to 0.1% F.S.	40nsec	---
Signal Delay (DC to 2MHz)	22.5nsec	---
<b>OUTPUT</b>		
Voltage	$\pm 11\text{V}$	$\pm 10\text{V}$
Current	$\pm 50\text{mA}$	$\pm 40\text{mA}$
Load Capacitance, max.	100pF	75pF
<b>ENVIRONMENTAL SPECIFICATIONS</b>		
Operating Temperature Range	---	$0^\circ\text{C}$ to $+70^\circ\text{C}$
Storage Temperature Range	---	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Relative Humidity	95% non-condensing	---
<b>ABSOLUTE MAXIMUM RATINGS</b>		
Supply Voltage to Ground	---	$\pm 18\text{V}$
Digital Input Voltage	---	$\pm 5.5\text{V}$
Analog Input Voltage	---	$\pm 18\text{V}$
Short Circuit Protection, Output to Ground	---	Indefinitely

- ① A standard TTL unit load is -1.6 mA max. at  $\leq +0.8\text{V}$  and  $+40\mu\text{A}$  max. at  $\geq +2.0\text{V}$ .  
 ② For 10Hz, 20V P-P sine wave.  
 ③ Trimmable to zero.  
 ④ With  $604\ \Omega$  from Pin 27 to Ground  
 ⑤ Rate doubles for every  $10^\circ\text{C}$  increase in temperature  
 ⑥ For 1MHz, 20V P-P sine wave. See Figure 2.  
 ⑦ To ensure maximum performance, SCHOTTKY Logic should be used. Max. control signal rise time of 10nsec.  
 ⑧ Best trim conditions for Offset Voltages and Pedestal Voltage may not occur simultaneously.


## Pedestal Trim

The pedestal voltage, which is the difference between the sample offset voltage and the hold offset voltage, may be trimmed to 0 volts while cycling between sample and hold with 0 volts input and adjusting the  $2\text{k}\Omega$  potentiometer shown in Figure 1, for 0 volts difference. At least 10 minutes warm-up time before doing any trimming is recommended.

## Power and Grounding Considerations

The  $\pm 15\text{V}$  inputs should be externally bypassed to ground with  $47\mu\text{F}$  tantalum capacitors.

Control ground, analog ground and power supply common are not internally connected and must be externally connected to ensure that there are no ground loop errors.



DIMENSIONS IN PARENTHESES ARE EXPRESSED IN CENTIMETERS


Optional Socket: Model 6130  
MECHANICAL SPECIFICATIONS

Figure 2. Feedthrough for 20 Volt P-P Sine Wave




Figure 3. Gain/Phase vs. Frequency

Teledyne Philbrick makes no representation that use of its modules in the circuits described herein, or use of other technical information contained herein will not infringe on existing or future patent rights nor do the descriptions contained herein imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith.